



Bill Gervasi July 2010









#### **Second Misconception: Power**

#### Power @ Maximum Frequency



#### **Third Misconception: Density DDR4** 100% 90% 1Gb 2Gb 4Gb 80% 70% 60% 50% DDR3 DDR2 40% 30% 20% 512Mb 10% 0% -2009 2010 2011 2012 2013 2014 enali ISCOBOL ESIGNS MEMCON10



### **Fragmentation Creates Delays**

- Reality is that power is out of control
- DDR3 1.5  $\rightarrow$  1.35  $\rightarrow$  1.25V

This is diverting engineering resources

- Low Voltage DDR3 will delay DDR4
- LV DDR3 will delay 4Gb and 8Gb





# **Impacts on Modules**

- Multi-drop bus must die
- Point to point connections required for high frequency operation
- Single load DRAM stacks change the foundation

LR-DIMM will be another point solution unless single load stacks fail

RDIMM may live on to alleviate address bus challenges





# **Modules in DDR4 Generation**









# **Modules in DDR4 Generation**







# Bill Gervasi bilge@discobolusdesigns.com

